BACKGROUND DISCUSSION
The conventional system for recording the phase of VEF and LF transmlsc ons is the phase-tracking mechanical servo mechanism. Figure   1 shows a block diagram of a typical system. The output of the phase detector, which compares the signal phase with the reference phase after passing through the phase shifter, drives the servomotor and phase shifter in a sense to keep the phase detector output at zero. If inertinl effects are ignored, as shown in the anslysis in figure 1, this is a simpie first-order feedback system, i.e., the velocity of the output is proportional to the system error and the phase shifter shaft follows the signal input phase changes with a simple exponential approach to equilibrium. Toe time constant can readily be controlled by the choice uf tne constant K, which is pet by the mechanical gear ratio between the motor and phase shifter. In practice the inertia of the motor and other moving parts makes the system a second order one and necessitates the use of velocity feedback for stabilization.
The mechanical system is capable of excellent performance in the VLF signal-tracking application. Time ccnstants suitable for the rates of change of phase encountered (10-100 s) are easily obtainable. Very low drift rates in the absence of signal are not difficult to achieve and maintain and this very much assists the maintenance of tracking unde:
conditions where the signal is often Interrupted. The mechanical system also has a perfect "memory" of its position during equipment power interruptions. It does not, however, have a natural digital output for use with automatic data processing system?, although encoders of various types can be added to the phace shifter. The mechanical part of the system is subject to wear and usually requires regular maintenance if the performance is not to become degraded.
It is natural that completely static solid-state system::, should be sought as alternatives to the mechanical system for VLF phase measurements. (c) Mixing the VCO frequency with a .stable reference frequency to produce a sum frequency equal to the signal frequency. This gives the designer the freedom to choose the VCO frequency for maxisuui absolute stability^ e.g., probably a much lover frequency than the signal.
All three techniques, singly or in combination, are valuable and can undoubtedly result in useful performance. The system described here can be regarded as the limiting case of (c), a block diagram of vhioh is shown in figure 3« In this system, the VCO operates effectively at zero center frequency with positive and negative output frequencies corresponding to the bipolar input being Indicated by mutually exclusive outputs on a pair of lines. The output Is mixed with the 1-MHz refereu^e frequency using a purely digital system that either adds or e .utracto clock pulces fed to the subsequent divider system. The divider system is switched to accommodate signal inputs of either 1 kHz or 10 kHz, which correspond to the InterEediate frequency outputs available frcar existing VLF/liF and TiF receivers, respectively, in common use at ESSA Research Laboratories.
The first big advantage of this system is that it is easy to obtain drift rates comparable with th«; best mechanical systems. Operation of the VCO centered on zerj frequency means that the stability of the slope of the voltage frequency characteristics becomes unimportant, and the absolute stability, which is enhanced by the subsequent division ratio, is extremely high.
The second advantage is that it becomes not only very simple to obtain a digital output representing phase but also one representing rate of change of phase (Doppler frequency). This is because the VCO output now represents directly the difference between the signal and reference frequencies, so that direct integration in a bidirectional counter that is periodically reset gives the average offset, or Doppler frequency. Because of the division of the VCO-controlled frequency in the phase-tracking loop, the output counters operate in units of either l/lOO or l/lOOO or a cycle, thus giving excellent resolution.
3. DESCRIPTION OF THE PROTOTYPE SYSTEM (PHASE FREQUENCY DISPLAY)
Generad
The system has been mechanized in such a way that a complete assembly provides a great ''.<:a.l of flexibility and is suitable for making measurements over the whole ionospherically propagated radio spectrum. It can simultaneously provide visual numerical and analog outputs for local monitoring, in addition to digital outputs for automatic data processing.
A separate digital output provides remote indication of housekeeping data, such as range settings, so that appropriate scaling can be carried through subsequent processing automatically. The system is divided into subassemblies in such a way that a user need buy no more facilities than are needed for his immediate application. A complete block diagram of the system is shown in figure k Two flip flops are used in a shift register configuration in each channel to eliminate spurious outputs due to simultaneous clock and VCO pulses.
In the case of an add pulse input, a 250-ns pulse is generated by a mono- Provision is made on the phase detector card for the signal amplitude output to be furthör filtered by connection of the front panel selected amplitude time constant capacitors to be connected across the amplitude buffer amplifier. This is only necessary if a no signal lockout card is not installed.
5.2.U No Signal Lockout and-Amplitude Measurement System
This is an optional card. If it is not installed, the amplitude output of the phase detector card is used directly, and as noted above the noise bandwidth is adjusted by connecting the capacitors used to select the amplitude time constant directly across the appropriate buffer amplifier.
As the term implies, the purpose of the no signal lockout is to sense the loss of a usable input signal and to lock up the phase servo loop so that the last recorded phase is retained until the signal reap- 
Output Register and Control System
Output registers of the IC parallel transfer type are used on both the jiha.se and frequency counters. Transfers are initiated by the reset and transfer control r.ystem. An external clock pulse at 1 pps is required to time this operation. To prevent errors that may result from carrying out a transfer while a carry is propagating in the counter, the VCO is disabled for 10 pa. After the 2 ^s alloved for completion of any count in progress, the register transfer on the frequency counter is made. A further 2 ^s is allowed before any reset operation is initiated.
Only the frequency counter is reset and this to midacale (1000 octal).
To obtain the reset repetition rate, the l-pps Input is divided down to l/lO and l/lOO pps and the appropriate value selected depending on the integration time required. The phase counter register trar^i'ei ^s made once per second at the end of the 10-Hs period during which the VCO is disabled.
Tbe external digital outputs are fed via standard DTL gt-te? usfd as buffers to prevent any external short circuits or signal pickup fron aifecting the operation of the reglsteid.
Output Displays and Analog Outpu s
Two types of output display can be provided. The first is a simple 10-lamp sytttem displaying the state of each 10-llne binary output; the seond is a cold cathode tuje type of visual mmerical display. To simplify the decoding required, the display is in octal base numbers. The case of the phase disp3ay is straightforward, but in the case of the frequency display it is necessary, for convenient interpretation, to take into account that zero frequency is represented by midscalo or the counter (1000 octal) and positive and negative excursions are represented by increases and decreases about this value. Although this is perfectly convenient for subsequent automatic data processing, it is more natural to display a true zero and positive and negative excursions about zero. This is achieved in the numerical display decoder quite simply by interpreting the most significant bit as a sign bit and causing the presence of a zero, indicating a negative number, to substitute the ones complement value into the octal decoder. The result is two values of zero, one positive and one negative, and a display error of 1 count for negative numbers. The complication of arranging for an end-around carry in the decoder was not considered worthwhile to correct an error that only affects the display and not the main digital output.
Provision is made for two commercial digital-to-analog converters to be fitted where analog outputs of phase and offset frequency would b^ desirable. These are 10-bit converters with 0.1-percent accuracy that are available in module form. The converter used for the phas" output gives 0 to +5 V ; 11 scale; one for the frequency output is offset to bring zero frequency to zero output and has a range of +2.5 V to -?.5 V,
Phase Lock Status Indicator
This is an option that can be added to provide both a digital flag output and a front panel warning when the servo tracking error exceeds 90°
and a cycle lo$s could have occurred. The condition is sensed by checking the amplituae phase detector output for a negative voltage. The phase detector output is first filtered by an active filter providing i2 dB per octave attenuation above 50 Hz and is then applied to a threshold trigger circuit operating at ^ -100 mV and having a 100-mV hysteresis. If the trigger circuit senses a voltage in excess of -100 mV, a flip flop is set and, thrc.^h a clocked shift system, a second flip flop is maintained set for the complete l-s period (timed by the 1-pps input) immediately following the alarm. This system ensures that the digital flag output exists for a minimum of 1 s so that it can be treuisferred to other equipment.
The flag line logic cancels the phase lock loss Indication If i*. no signal condition also exists.
The phase lock status indication must be Interpreted with care because large noise signals are capable of producing a perfectly genuine loss of lock, which, however, is quite unimportant.
k. RESULTS
The general performance of the prototype unit has been fully up to theoretical expectations and the preliminary experimental results indicate that the system should be a valuable addition to the available tech- (a) Digital 10-blt binary. Levels (0 > 0.5 V, 1 > 4 V from 6 KO).
0utp\it static for 1, 10, or 100 s depending on reuige selected.
Change occurs ~ 2 kis after l-pps timing edge transition. Zero frequency is offset to 1000 octal; +1 = 1001 octal, -1 = 0777 octal.
(b) Optional analog output.
Plus or minus 2.5 V about zero. Output impedance < 2 fl. Maximum current ± 10 mA.
(c) Optional Display. Signal phase advance indicated by increasing number.
Information updated each second on the second.
Midscale zero frequency = 1000 octal.
Positive frequency offset Indicated by increasing number.
High when no signal threshold crossed.
High when lockout disabled. High for 1-kHz operation. High for 1-s minimum if phase lock lost.
Housekeeping information. For subsequent processing. •«00».
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